

## STD8N60DM2

# N-channel 600 V, 550 mΩ typ., 8 A MDmesh™ DM2 Power MOSFET in a DPAK package

Datasheet - production data





Figure 1: Internal schematic diagram



### **Features**

Order code	e V <sub>DS</sub> R <sub>DS(on)</sub> max.		ΙD	Ртот
STD8N60DM2	600 V	600 mΩ	8 A	85 W

- Fast-recovery body diode
- Extremely low gate charge and input capacitance
- Low on-resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness
- Zener-protected

### **Applications**

Switching applications

## **Description**

This high voltage N-channel Power MOSFET is part of the MDmesh  $^{\text{TM}}$  DM2 fast recovery diode series. It offers very low recovery charge (Q<sub>rr</sub>) and time (t<sub>rr</sub>) combined with low R<sub>DS(on)</sub>, rendering it suitable for the most demanding high efficiency converters and ideal for bridge topologies and ZVS phase-shift converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STD8N60DM2	8N60DM2	DPAK	Tape and reel

Contents STD8N60DM2

# Contents

1	Electric	al ratings	3
2	Electric	eal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	DPAK (TO-252) type A package information	9
	4.2	DPAK (TO-252) packing information	12
5	Revisio	n history	14

STD8N60DM2 Electrical ratings

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	±25	V
1-	Drain current (continuous) at T <sub>case</sub> = 25 °C	8	Α
lσ	Drain current (continuous) at T <sub>case</sub> = 100 °C	5	A
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	32	Α
P <sub>TOT</sub>	Total dissipation at T <sub>case</sub> = 25 °C	85	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/IIS
T <sub>stg</sub>	Storage temperature range	FF to 150	°C
Tj	Operating junction temperature range	–55 to 150	,

#### Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	1.47	900
R <sub>thj-pcb</sub> <sup>(1)</sup>	Thermal resistance junction-pcb	50	°C/W

#### Notes:

**Table 4: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
I <sub>AR</sub> <sup>(1)</sup>	Avalanche current, repetitive or not repetitive	2.5	Α
E <sub>AS</sub> <sup>(2)</sup>	Single pulse avalanche energy	430	mJ

#### Notes:

<sup>&</sup>lt;sup>(1)</sup> Pulse width is limited by safe operating area.

 $<sup>^{(2)}</sup>$   $I_{SD} \leq 8$  A, di/dt=900 A/µs;  $V_{DS}$  peak <  $V_{(BR)DSS},$   $V_{DD}$  = 400 V.

 $<sup>^{(3)}</sup>$  V<sub>DS</sub>  $\leq 480$  V.

 $<sup>^{\</sup>left(1\right)}$  When mounted on a 1-inch² FR-4, 2 Oz copper board.

 $<sup>^{\</sup>left(1\right)}$  Pulse width limited by  $T_{jmax}.$ 

 $<sup>^{(2)}</sup>$  starting  $T_i = 25$  °C,  $I_D = I_{AR}$ ,  $V_{DD} = 50$  V.

Electrical characteristics STD8N60DM2

## 2 Electrical characteristics

(T<sub>case</sub> = 25 °C unless otherwise specified)

Table 5: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>(BR)DSS</sub>	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	600			V
	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V}$			1	
IDSS		$V_{GS} = 0 \text{ V}, V_{DS} = 600 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			100	μΑ
Igss	Gate-body leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ±25 V			±5	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on- resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 4 A		550	600	mΩ

#### Notes:

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		-	449	ı	
Coss	Output capacitance	$V_{DS} = 100 \text{ V}, f = 1 \text{ MHz},$	-	24	ı	pF
C <sub>rss</sub>	Reverse transfer capacitance	$V_{GS} = 0 V$	-	0.89	ı	ρı
Coss eq. (1)	Equivalent output capacitance	V <sub>DS</sub> = 0 to 480 V, V <sub>GS</sub> = 0 V	1	42	ı	pF
R <sub>G</sub>	Intrinsic gate resistance	$f = 1 \text{ MHz}, I_D = 0 \text{ A}$	-	6.5	ı	Ω
$Q_g$	Total gate charge	$V_{DD} = 480 \text{ V}, I_D = 8 \text{ A},$	-	13.5	•	
Qgs	Gate-source charge	V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for gate charge	-	3		nC
$Q_{\text{gd}}$	Gate-drain charge	behavior")	-	7.7	-	

#### Notes:

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	V <sub>DD</sub> = 300 V, I <sub>D</sub> = 4 A	-	10	-	
t <sub>r</sub>	Rise time	$R_G = 4.7 \Omega$ , $V_{GS} = 10 V$ (see Figure 14: "Test circuit for	-	6	-	
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	25.4	-	ns
t <sub>f</sub>	Fall time	and Figure 19: "Switching time waveform")	1	9.5	1	



<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test.

 $<sup>^{(1)}</sup>$  C<sub>oss eq.</sub> is defined as a constant equivalent capacitance giving the same charging time as C<sub>oss</sub> when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		-		8	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		32	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	V <sub>GS</sub> = 0 V, I <sub>SD</sub> = 8 A	-		1.6	V
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 8 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s,}$	-	80		ns
Qrr	Reverse recovery charge	V <sub>DD</sub> = 60 V (see Figure 16: "Test circuit for inductive load	-	188		nC
I <sub>RRM</sub>	Reverse recovery current	switching and diode recovery times")	-	4.7		Α
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 8 A, di/dt = 100 A/µs,	-	160		ns
Qrr	Reverse recovery charge	$V_{DD}$ = 60 V, $T_j$ = 150 °C (see Figure 16: "Test circuit for	-	640		nC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	8		А


#### Notes:


 $<sup>^{(1)}</sup>$  Pulse width is limited by safe operating area.


 $<sup>^{(2)}</sup>$  Pulse test: pulse duration = 300  $\mu s,$  duty cycle 1.5%.


# 2.1 Electrical characteristics (curves)














STD8N60DM2 Electrical characteristics

Figure 8: Capacitance variations GADG210720161759CVR (pF)  $10^{3}$ C<sub>ISS</sub> 10<sup>2</sup> Coss 10<sup>1</sup> f= 1 MHz  $C_{\mathsf{RSS}}$ 10<sup>0</sup> 10<sup>-1</sup>  $\vec{V}_{DS}(V)$ 10 10<sup>0</sup> 10<sup>1</sup>


Figure 9: Normalized gate threshold voltage vs temperature  $V_{GS(th)}$  (norm.)1.1  $I_D = 250 \ \mu A$ 0.8


0.7


0.6

-75 -25 25 75 125  $T_j$  (°C)

Figure 10: Normalized on-resistance vs temperature  $R_{DS(on)}$  (norm.)  $V_{GS} = 10 \text{ V}$   $V_{GS} = 10$ 









Test circuits STD8N60DM2


## 3 Test circuits

Figure 14: Test circuit for resistive load switching times

Figure 16: Test circuit for inductive load switching and diode recovery times







4

# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

### 4.1 DPAK (TO-252) type A package information

THERMAL PAD <u>c</u>2 L2 <u>b(</u>2x) R SEATING PLANE (L1) 0,25 0068772\_A\_21

Figure 20: DPAK (TO-252) type A package outline

Table 9: DPAK (TO-252) type A mechanical data

		mm	
Dim.	Min.		Mov
		Тур.	Max.
A	2.20		2.40
A1	0.90		1.10
A2	0.03		0.23
b	0.64		0.90
b4	5.20		5.40
С	0.45		0.60
c2	0.48		0.60
D	6.00		6.20
D1	4.95	5.10	5.25
E	6.40		6.60
E1	4.60	4.70	4.80
е	2.16	2.28	2.40
e1	4.40		4.60
Н	9.35		10.10
L	1.00		1.50
(L1)	2.60	2.80	3.00
L2	0.65	0.80	0.95
L4	0.60		1.00
R		0.20	
V2	0°		8°

STD8N60DM2 Package information





Figure 21: DPAK (TO-252) recommended footprint (dimensions are in mm)

# 4.2 DPAK (TO-252) packing information

Figure 22: DPAK (TO-252) tape outline



A 40mm min. access hole at slot location

Tape slot in core for tape start 2.5mm min.width

AM06038v1

Figure 23: DPAK (TO-252) reel outline

Table 10: DPAK (TO-252) tape and reel mechanical data

Таре				Reel		
Dim	mm		Dim.	mm		
Dim.	Min.	Max.	Dilli.	Min.	Max.	
A0	6.8	7	А		330	
В0	10.4	10.6	В	1.5		
B1		12.1	С	12.8	13.2	
D	1.5	1.6	D	20.2		
D1	1.5		G	16.4	18.4	
Е	1.65	1.85	N	50		
F	7.4	7.6	Т		22.4	
K0	2.55	2.75				
P0	3.9	4.1	Bas	e qty.	2500	
P1	7.9	8.1	Bul	k qty.	2500	
P2	1.9	2.1				
R	40					
Т	0.25	0.35				
W	15.7	16.3				

Revision history STD8N60DM2

# 5 Revision history

Table 11: Document revision history

Date	Revision	Changes
12-May-2015	1	First release.
24-Nov-2016	2	Document status promoted from preliminary to production data.  Updated title in cover page, Section 1: "Electrical ratings" and Section 2: "Electrical characteristics".  Added Section 2.1: "Electrical characteristics (curves)".

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved

